We have demonstrated enhancement mode operation of AlInN/GaN (MIS)HEMTs on Si substrates using the fluorine plasma implant technique. The plasma RF power and treatment time was optimized to prevent the penetration of the fluorine into the channel region to maintain high channel conductivity and transconductance. An analysis of the threshold voltage was carried out which defined the requirement for the fluorine sheet concentration to exceed the charge at the dielectric/AlInN interface to achieve an increase in the positive threshold voltage after deposition of the dielectric. This illustrates the importance of control of both the plasma conditions and the interfacial charge for a reproducible threshold voltage. A positive threshold voltage of +3V was achieved with a maximum drain current of 367 mA/mm at a forward gate bias of 10V.
Introduction
Lattice matched AlInN/GaN HEMTs are competing with conventional AlGaN/GaN HEMTs for RF, microwave frequency and high power amplifier applications [1] [2] . One of the advantages of AlInN based HEMTs is the growth of stress free lattice matched structures which can improve device reliability by reducing mechanical strain in the structure. Additionally, high spontaneous polarization charge present in AlInN HEMTs favors high 2DEG density and the thin AlInN barrier offers high transconductance.
Recently there has been intensive work on GaN HEMTs aimed at the development of enhancement mode operation for power control applications. Also, there is interest in developing normally-off GaN based HEMTs for RF, logic and gate drive circuit applications because of simpler circuit configurations, 2 reduced circuit size and fail safe operation [3] . Several techniques have been used to achieve enhancement mode operation in AlGaN/GaN devices including gate recessing [4] , use of p-type cap layers [5] , oxidation of the barrier [6] , thin barrier structures [7] and incorporation of fluorine ions in the barrier region [8] . Each technology has its own merits and drawbacks and there is no clear winner for the development of the ultimate enhancement mode transistor. AlInN/GaN enhancement mode HEMTs have also been realized using thin barriers [9] and using a GaN/InAlN/GaN structure where the GaN cap reduces the 2DEG density [10] . However, devices with extremely thin barrier layer combinations suffer from high access resistance and may be difficult to reproduce uniformly across a wafer and from wafer to wafer. Recently published work using fluorine based plasma treatment [11] demonstrated a positive shift in the threshold voltage but only a small positive threshold voltage was achieved and attempts to increase the F dose resulted in reduced 2DEG mobility. About the same time, enhancement mode AlInN/GaN MISHEMTs on sapphire substrates were demonstrated with a threshold voltage of + 1.8 V [12] but detailed analysis and optimization were lacking in this work. In this paper, we achieved +3 V threshold voltage. Our previous recent work on this topic [13] was concentrated on achieving high blocking voltage. In this paper we present an analysis of control of the threshold voltage, studies of subthreshold slope and demonstrate that optimization of plasma exposure in the AlInN/GaN is required to achieve high positive threshold voltage combined with high transconductance (channel mobility).
Comparisons are made with AlGaN/GaN HEMTs subject to equivalent fluorine plasma treatment. We both structures between the barrier layers and the GaN channel region. Both wafers were also capped with a 2 nm undoped GaN layer. A standard device fabrication procedure was followed up to the Ti/Al/Ti/Au (20 nm/100 nm/45 nm/55 nm) ohmic contact formation step. After this a 1 μm gate window was opened by optical lithography and the gate metal placed symmetrically between the source and 3 drain contacts (7 μm separation) and then fluorine plasma treatment was carried out in an inductively coupled plasma (ICP) chamber using CHF 3 gas. Both high (150 W) and low (75 W) RF power exposures with the same gas flow and chamber pressure were carried out. The Ni/Au (20 nm/140 nm) self-aligned gate contact was deposited straight after the fluorine treatment using the same gate opening.
For the fabrication of the metal insulator semiconductor (MIS) structure, a 25nm Plasma Enhanced Chemical Vapor Deposition (PECVD) SiN x layer was deposited before the gate metal. After gate formation, the samples were annealed under nitrogen gas in a rapid thermal annealing chamber at 500 
Results and Discussions
Fluorine ions have been demonstrated to behave as acceptor-like negatively charged particles in the barrier layer which results in 2DEG charge depletion directly beneath the implanted region [8] and a Figure: 1 Gate transfer characteristics of both AlGaN/GaN (black circles) and AlInN/GaN (red circles) HEMTs without (empty circles) and with (filled circles) fluorine implant under the same exposure conditions. One of the benefits of fluorine implantation in AlGaN HEMTs is the reduction in charge trap density near the barrier surface arising from the plasma processing [14] . This is also observed here in AlInN
HEMTs. In the AlInN/GaN HEMT, the sub-threshold slope (S.S.) is reduced from 175 to 121 mV/decade with the fluorine treatment (figure 1) which we interpret as resulting from a reduction in the interface trap charge density, D it . Using the following expression [15] = (
where q is the electron charge, T is the absolute temperature in Kelvin, k is the Boltzmann constant and (2) is the metal-dielectric barrier height under the gate, q is the electron charge, t B (t d ) is the thickness of barrier (dielectric), ( is the dielectric constant of the barrier (dielectric), σ is the total polarisation charge at the barrier/channel interface and qF is the equivalent negative fluorine sheet charge which, when placed at the barrier/buffer interface, properly reflects the voltage change across the barrier and dielectric layers due to the real fluorine distribution in the barrier. is the nonpolarisation net interface charge between the dielectric and the barrier, ∆E F is the difference in energy transconductance is reduced to 60 mS/mm compared to that for devices without the dielectric, consistent with the reduced gate capacitance from the increase in overall gate to channel distance. However, the MIS structure combined with the high barrier due to the fluorine space charge, allows a forward gate voltage swing up to +10V, producing a maximum drain current of 367 mA/mm. One of the drawbacks of this structure is the severe hysteresis in drain current observed in transitioning from a high forward gate bias to a reverse bias. This is commonly assigned to electron transfer from the 2DEG into traps at 8 the interface between the barrier and dielectric under large forward bias which are subsequently slow to emit once the gate bias is reversed. Hysteresis was not observed in reference [11] , most likely due to the limited forward bias achieved (+ 5 V).
Conclusion
We 
